



Introduction To GPU Programming



Agenda

- NVIDIA H100

- Overview of GPU Programming

- Standard Language Parallelism

- OpenACC

- CUDA


- NVIDIA Developer Tools

The background features a series of overlapping, diagonal, light green bands that create a sense of depth and movement. On the far left, there is a solid, vertical green bar. The text "NVIDIA H100" is positioned on the left side, partially overlapping the white space and the green bands.

NVIDIA H100


GPU の構造

NVIDIA H100



- PCI I/F
 - ホスト接続インタフェース
- Giga Thread Engine
 - SM に処理を割り振るスケジューラ
- DRAM I/F (HBM3, HBM2e)
 - 全 SM、PCI I/F からアクセス可能なメモリ (デバイスメモリ, フレームバッファ)
- L2 cache (50 MB)
 - 全 SM からアクセス可能な R/W キャッシュ
- SM (Streaming Multiprocessor)
 - 「並列」プロセッサ、H100 : 132

SM (Streaming Multi-processor)




- 演算ユニット
 - INT32: 64 個
 - FP32: 128 個
 - FP64: 64 個
 - TensorCore: 4 個
- Other units
 - LD/ST, SFU, etc
- レジスタ (32 bit): 64K 個
- 共有メモリ/L1 キャッシュ: 256 KB
- Tensor Memory Accelerator

SIMT Architecture



Single-Instruction, Multiple-Thread

- Akin to a single-instruction multiple-data (SIMD) array processor per Flynn's taxonomy combined with fine-grained multithreading.
- SIMT architectures expose a large set of hardware threads, which is partitioned into groups called warps.
 - Interleave warp execution to hide latencies.
 - Execution context for each warp is kept on-chip for fast interleaving.
- When scheduled, each thread of a warp executes on a given lane of a SIMD function unit.
- Each SM sub-partition can be thought of as a SIMT engine that creates, manages, schedules, and executes warps of 32 parallel threads.



Thread Hierarchy


CUDA/Software




Thread



Hardware



Device



SM




Scalar CUDA core

- A CUDA kernel is launched on a grid of thread blocks, which are completely independent.
- Thread blocks are executed on SMs.
 - Several concurrent thread blocks can reside on an SM.
 - Thread blocks do not migrate.
 - Each block can be scheduled on any of the available SMs, in any order, concurrently, or in series.
- Individual threads execute on scalar CUDA cores.



Thread Block Clusters

- For Hopper GPUs, CUDA introduced an optional level in the thread hierarchy called **Thread Block Clusters**.
- Thread blocks in a cluster are guaranteed to be concurrently scheduled and enable efficient cooperation and data sharing for threads across multiple SMs.
- For more information on this topic visit GTC session [\[S62192\]: “Advanced Performance Optimization in CUDA”](#).




GPU カーネル実行の流れ

- CPU が GPU にグリッドを投入
- 具体的な投入先は Giga Thread Engine




GPU カーネル実行の流れ

- ブロックを SM に割り当て
- 各ブロックは互いに独立に実行、実行順序の保証なし
- 1つのブロックは複数 SM にまたがらない
 - 1つの SM に複数ブロックが割り当てられることはある





GPU カーネル実行の流れ

- SM 内のスケジューラが**ワープ**を CUDA コアに投入
 - ワープ: 32 スレッドのかたまり
 - ブロックをワープに分割、実行可能なワープを空 CUDA コアに割り当てる
- ワープ内に 32 スレッドは同期して同じ命令を実行
- 各ワープは互いに独立して実行
 - 同じブロック内のワープは、明示的に同期することも可能



GPU カーネル実行の流れ

- SM 内のスケジューラが**ワープ**を CUDA コアに投入
 - ワープ: 32 スレッドのかたまり
 - ブロックをワープに分割、実行可能なワープを空 CUDA コアに割り当てる
- ワープ内に 32 スレッドは同期して同じ命令を実行
- 各ワープは互いに独立して実行
 - 同じブロック内のワープは、明示的に同期することも可能



GPU アーキの变化を問題としないプログラミングモデル



Kepler, CC3.5

192 cores /SM

Maxwell, CC5.0

128 cores /SM



Pascal, CC6.0

64 cores /SM



Ampere, CC8.0

64 cores /SM




Hopper, CC9.0

128 cores /SM


TSUBAME4.0 Compute Node

- GPU : NVIDIA H100 SXM5 x 4
- GPU Memory : HBM2e 94GB / GPU
- Intra-node connection: Fully connected by NVLink
- Inter-node connection : InfiniBand NDR200 x 4




GPU Computing in a Nutshell

All GPU programming models follow this pattern



CPU + GPU

- CPU memory is larger, GPU memory has more bandwidth
- CPU and GPU memory are usually separate, connected by an I/O bus (traditionally PCI-e)
- Any data transferred between the CPU and GPU will be handled by the I/O Bus
- The I/O Bus is relatively slow compared to memory bandwidth
- Basically, programmers have to handle explicit data transfer between CPU and GPU




CUDA Unified Memory


Simplified Developer Effort

Commonly referred to as
“managed memory.”

Without Managed Memory



With Managed Memory





Overview of GPU Programming

GPU Applications

<https://www.nvidia.com/en-us/gpu-accelerated-applications/>



Products Solutions Industries For You

Shop Drivers Support



Applications Accelerated on NVIDIA Platforms

The Accelerated Apps Catalog features DPU- and GPU-accelerated solutions. Find applications, developer tools, plugins, and more for AI, data science, design, and beyond and discover how they benefit from the latest NVIDIA technologies.

Filter

Sort A-Z Share

Search Apps



Display 15 per page

1 - 15 of 1594 items

Navigation icons: back, forward, page 1, next, end

Shenzhen Rayvision Technology Co Ltd

3D CAT.live

Sunvega

3D Cloud Design

DexForce Technology Co Ltd

3D Industrial Camera XEMA

GPU Applications

<https://www.nvidia.com/en-us/gpu-accelerated-applications/>

ProductsSolutionsIndustriesFor YouShopDriversSupport

FilterSort  AZShare 

WorkloadIndustryValidationTypeAcceleration

☒ All Workloads (1594)

☐ AR / VR (27)

☐ Accelerated Computing & Developer Tools (130)

☐ Computer Vision / Video Analytics

☐ Conversational AI / NLP

☐ Cybersecurity / Fraud Detection (12)

☐ Data Center / Cloud (66)

☐ Data Science (218)

☐ Edge Computing (83)

☐ Game Engines (5)

☐ Other (196)

☐ Recommenders / Personalization (13)

☐ Rendering / Ray Tracing (236)

☐ Robotics (41)

☐ Simulation / Modeling / Design (479)

☐ Training / Conferencing (102)

☐ (10)

Apply Filters

Clear Filters

1500 以上のアプリケーションが GPU に対応

Shenzhen Rayvision Technology Co Ltd

3D CAT.live

3D CAT.live is a real-time rendering cloud service for 3D applications that processes heavy image

Sunvega

3D Cloud Design

Online 3D home furnishing interior design service. Multimedia content restores the true texture and

DexForce Technology Co Ltd


3D Industrial Camera XEMA

XEMA is a low cost, full featured open source, industrial 3D camera. It is also a computer with

Leading Applications


<https://developer.nvidia.com/hpc-application-performance>

Engineering




CPU Server: Dual Xeon Platinum 8480+ @2GHz | GPU Server: Dual Xeon Platinum 8480+ @2GHz with 4x NVIDIA H200 | FUN3D Benchmark: waverider-20M w/chemistry, CUDA Version: 12.4

Geoscience




CPU Server: Dual Xeon Platinum 8480+ @2GHz | GPU Server: Dual Xeon Platinum 8480+ @2GHz with 4x NVIDIA H200 | SPECfem3D Benchmark: four_material_simple_model, CUDA Version: 12.4

Molecular Dynamics



CPU Server: Dual Xeon Platinum 8480+ @2GHz | GPU Server: Dual Xeon Platinum 8480+ @2GHz with 4x NVIDIA H200 | AMBER Benchmark: DC-STMV_NPT, CUDA Version: 12.4 | GROMACS Benchmark: ADH Dodec, CUDA Version: 12.4 | LAMMPS Benchmark: Tersoff, CUDA Version: 12.4 | NAMD Benchmark: apoa1_nve_cuda, CUDA Version: 12.4


Physics



CPU Server: Dual Xeon Platinum 8480+ @2GHz | GPU Server: Dual Xeon Platinum 8480+ @2GHz with 4x NVIDIA H200 | GTC Benchmark: moi#proc.in, CUDA Version: 12.4 | MILC Benchmark: Apex Medium, CUDA Version: 12.4

Programming the NVIDIA Platform

Unmatched developer flexibility




NVIDIA Math Libraries


Linear Algebra, FFT, RNG, and Basic Math




cuBLAS




cuSPARSE




cuTENSOR




cuSOLVER




CUTLASS



AMGX



cuRAND



cuFFT




Math API

Partner Libraries



Programming the NVIDIA Platform

Unmatched Developer Flexibility



SAXPY ($Y = A * X + Y$)

Standard Language (C++)

```
void saxpy(int n, float a,
           float *x, float *y)
{
    for (int i = 0; i < n; ++i)
        y[i] += a*x[i];
}
```

```
...
saxpy(N, 3.0, x, y);
...
```

CPU

```
void saxpy(int n, float a,
           float *x, float *y)
{
    std::transform(std::execution::par, x, x+n, y, y,
        [=](float xi, float yi) {
            return a*xi + yi;
        });
}
```

```
...
saxpy(N, 3.0, x, y);
...
```

Standard Language

SAXPY ($Y = A * X + Y$)

Standard Language (Fortran)

```
subroutine saxpy(n, a, x, y)
  real :: a, x(:), y(:)
  integer :: n, i

  do i = 1, n
    y(i) = a*x(i)+y(i)
  enddo

end subroutine saxpy

...

call saxpy(N, 3.0, x, y)

...
```

CPU

```
subroutine saxpy(n, a, x, y)
  real :: a, x(:), y(:)
  integer :: n, i

  do concurrent (i = 1 : n)
    y(i) = a*x(i)+y(i)
  enddo

end subroutine saxpy

...


call saxpy(N, 3.0, x, y)

...
```

Standard Language

Programming the NVIDIA Platform

Unmatched Developer Flexibility



SAXPY ($Y = A * X + Y$)

OpenACC

```
void saxpy(int n,  
          float a,  
          float *x,  
          float *restrict y)  
{  
#pragma omp parallel for  
  for (int i = 0; i < n; ++i)  
    y[i] += a*x[i];  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```

CPU (OpenMP)

```
void saxpy(int n,  
          float a,  
          float *x,  
          float *restrict y)  
{  
#pragma acc parallel loop copy(y[:n]) copyin(x[:n])  
  for (int i = 0; i < n; ++i)  
    y[i] += a*x[i];  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```

OpenACC

SAXPY ($Y = A * X + Y$)

OpenMP Offloading

```
void saxpy(int n,  
          float a,  
          float *x,  
          float *restrict y)  
{  
#pragma omp parallel for  
    for (int i = 0; i < n; ++i)  
        y[i] += a*x[i];  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```


CPU (OpenMP)

```
void saxpy(int n,  
          float a,  
          float *x,  
          float *restrict y)  
{  
#pragma omp target teams loop map(tofrom:y[:n])  
map(to:x[:n])  
    for (int i = 0; i < n; ++i)  
        y[i] += a*x[i];  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```

OpenMP Offloading

Programming the NVIDIA Platform

Unmatched Developer Flexibility



SAXPY ($Y = A * X + Y$)

CUDA

```
void saxpy(int n, float a,
          float *x, float *y)
{
    for (int i = 0; i < n; ++i)
        y[i] += a*x[i];
}

...
saxpy(N, 3.0, x, y);
...
```

CPU

```
__global__ void saxpy(int n, float a,
                     float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}

...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
...
```

CUDA



Standard Language Parallelism

HPC Programming in ISO C++

ISO is the place for portable concurrency and parallelism

C++17 & C++20

Parallel Algorithms

- Parallel and vector concurrency

Forward Progress Guarantees

- Extend the C++ execution model for accelerators

Memory Model Clarifications

- Extend the C++ memory model for accelerators

Ranges

- Simplifies iterating over a range of values

Scalable Synchronization Library

- Express thread synchronization that is portable and scalable across CPUs and accelerators

Preview support coming to NVC++

C++23

`std::mdspan`

- HPC-oriented multi-dimensional array abstractions.
- [Preview Available Now](#)

Range-Based Parallel Algorithms

- Improved multi-dimensional loops

Extended Floating Point Types

- First-class support for formats new and old: `std::float16_t/float64_t`

And Beyond

Senders/Receivers

- Standardized mechanism for asynchrony in the C++ standard library
- Simplify launching and managing parallel work across CPUs and accelerators
- [Preview Available Now](#)

Linear Algebra

- C++ standard algorithms API to linear algebra
- Maps to vendor optimized BLAS libraries
- [Preview Available Now](#)

MArray and SubMDSpan

- Expands the capabilities of C++23 MDSpan
- [Preview Available Now](#)

SAXPY

Standard Language Parallelism (C++)

- NVC++ can compile Standard C++ algorithms with the parallel execution policies
- An NVC++ command-line option, -stdpar, is used to enable GPU-accelerated C++ Parallel Algorithms
- All data movement between host memory and GPU device memory is performed implicitly and automatically under the control of CUDA Unified Memory

```
void saxpy(int n, float a,
           float *x, float *y)
{
    std::transform(std::execution::par, x, x+n, y, y,
        [=](float xi, float yi) {
            return a*xi + yi;
        }
    );
}

...
saxpy(N, 3.0, x, y);
...
```


HPC Programming in ISO Fortran

ISO is the place for portable concurrency and parallelism

Preview support available now in
NVFORTRAN

Fortran 2018

Fortran Array Intrinsics

- NVFORTRAN 20.5
- Accelerated matmul, reshape, spread, ...

DO CONCURRENT

- NVFORTRAN 20.11
- Auto-offload & multi-core

Co-Arrays

- Not currently available
- Accelerated co-array images

Fortran 202x

DO CONCURRENT Reductions

- NVFORTRAN 21.11
- REDUCE subclause added
- Support for +, *, MIN, MAX, IAND, IOR, IEOR.
- Support for .AND., .OR., .EQV., .NEQV on LOGICAL values

SAXPY

Standard Language Parallelism (Fortran)

- NVFORTRAN can compile `do concurrent`
- An NVFORTRAN command-line option, `-stdpar`, is used to enable GPU-accelerated `do concurrent`
- All data movement between host memory and GPU device memory is performed implicitly and automatically under the control of CUDA Unified Memory

```
subroutine saxpy(n, a, x, y)
  real :: a, x(:), y(:)
  integer :: n, i
```

```
    do concurrent (i = 1 : n)
      y(i) = a*x(i)+y(i)
    enddo
```

```
end subroutine saxpy
```

```
...
```

```
call saxpy(N, 3.0, x, y)
```

```
...
```


Standard Language Parallelism コードのビルド

NVIDIA HPC SDK

- C++: `nvc++`, Fortran: `nvfortran`
- `-stdpar=gpu` : Standard language parallelism を有効にし、NVIDIA GPU 向けにビルド
 - `-stdpar=multicore` : マルチコア CPU 向けにもビルド可能
- `-Minfo=stdpar` : どのように並列化されたかに関する、コンパイラ メッセージを表示
- `-gpu=...` : GPU コード生成に関する詳細を指定

```
$ nvc++ -stdpar=gpu -Minfo=stdpar saxpy.c
```

NVIDIA HPC Compilers User's Guide

<https://docs.nvidia.com/hpc-sdk/compilers/hpc-compilers-user-guide/index.html>

The background of the slide features a series of overlapping, diagonal, light green bands that create a sense of depth and movement. On the far left, there is a solid green vertical bar. The text "OpenACC" is positioned to the right of this bar, in a bold, black, sans-serif font.

OpenACC

Why Developers Love OpenACC

Incremental

- Maintain existing sequential code
- Add annotations to expose parallelism
- After verifying correctness, annotate more of the code

Single Source

- Rebuild the same code on multiple architectures
- Compiler determines how to parallelize for the desired machine
- Sequential code is maintained

Low Learning Curve

- OpenACC is meant to be easy to use, and easy to learn
- Programmer remains in familiar C, C++, or Fortran
- No reason to learn low-level details of the hardware.

SAXPY

OpenACC

- Similar to OpenMP CPU code
 - `#pragma omp ... -> #pragma acc ...`
 - Additional description about data transfer

```
void saxpy(int n,  
           float a,  
           float *x,  
           float *restrict y)  
{  
    #pragma acc parallel loop copy(y[:n]) copyin(x[:n])  
    for (int i = 0; i < n; ++i)  
        y[i] += a*x[i];  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```


SAXPY

OpenACC (Fortran)

- Similar to OpenMP CPU code
 - !\$ omp ... -> !\$acc ...
 - Additional description about data transfer

```
subroutine saxpy(n, a, X, Y)
  real :: a, Y(:), Y(:)
  integer :: n, i

  !$acc parallel loop copy(Y(:)) copyin(X(:))
  do i=1,n
    Y(i) = a*X(i)+Y(i)
  enddo
  !$acc end parallel
end subroutine saxpy

...
call saxpy(N, 3.0, x, y)
...
```


Parallel Directive

- Parallel directive with loop directive marks the region for parallel execution and distributes the iterations of the loop.

```
void saxpy(int n,  
           float a,  
           float *x,  
           float *restrict y)  
{  
    #pragma acc parallel loop copy(y[:n]) copyin(x[:n])  
    for (int i = 0; i < n; ++i) {  
        y[i] += a*x[i];  
    }  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```


Kernels Directive

- The compiler will analyze the loops and parallelize those if it finds safe and profitable to do so.
- If the compiler decides that the loop is not parallelizable, it will not parallelize the loop.

```
void saxpy(int n,  
           float a,  
           float *x,  
           float *restrict y)  
{  
    #pragma acc kernels copy(y[:n]) copyin(x[:n])  
    for (int i = 0; i < n; ++i) {  
        y[i] += a*x[i];  
    }  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```


Kernels vs. Parallel

Kernels	Parallel
• Compiler decides what to parallelize with direction from user • Compiler guarantees correctness • Can cover multiple loop nests	• Programmer decides what to parallelize and communicates that to the compiler • Programmer guarantees correctness • Must decorate each loop
When fully optimized, both will give similar performance.	

Loop Directive

- Must be contained within an OpenACC compute region (either a parallel or a kernels region)
- Allows the programmer to give additional information and/or optimizations about the loop
 - independent : 並列化可能
 - seq : 逐次実行
 - collapse : ループ融合
 - gang/vector : 並列化粒度
 - ...

```
void saxpy(int n,  
           float a,  
           float *x,  
           float *restrict y)  
{  
    #pragma acc kernels copy(y[:n]) copyin(x[:n])  
    #pragma acc loop independent  
    for (int i = 0; i < n; ++i) {  
        y[i] += a*x[i];  
    }  
}  
  
...  
saxpy(N, 3.0, x, y);  
...
```


Data Clause

- Used with parallel / kernels directive
- Define data movement between host and device
 - copyin : parallel 領域開始時に CPU -> GPU
 - copyout : parallel 領域終了時に CPU <- GPU
 - copy : copyin と copyout の両方
 - create : GPU 上にメモリを確保

```
void saxpy(int n,
           float a,
           float *x,
           float *restrict y)
{
    #pragma acc parallel loop copy(y[:n]) copyin(x[:n])
    for (int i = 0; i < n; ++i) {
        y[i] += a*x[i];
    }
}

...
saxpy(N, 3.0, x, y);
...
```


Data Directive

- Defines a lifetime for data on the device beyond individual loops
- During the region data is essentially “owned by “ the accelerator
- Data movement between host and device
 - copyin : データ領域開始時に CPU -> GPU
 - copyout : データ領域終了時に CPU <- GPU
 - copy : copyin と copyout の両方
 - create : GPU 上にメモリを確保

```
void saxpy(int n,  
           float a,  
           float *x,  
           float *restrict y)  
{  
    #pragma acc parallel loop present(x, y)  
    for (int i = 0; i < n; ++i) {  
        y[i] += a*x[i];  
    }  
}  
  
...  
#pragma acc data copy(y[:N]) copyin(x[:N])  
{  
    saxpy(N, 3.0, x, y);  
}  
...
```


CUDA Unified Memory

- Handling explicit data transfers between the host and device (CPU and GPU) can be difficult
- The NVIDIA HPC Compilers can utilize CUDA Managed Memory to defer data management
- Dynamically allocated memory would be under control of Unified Memory with an appropriate compiler flag (-gpu=managed)

```
void saxpy(int n,  
          float a,  
          float *x,  
          float *restrict y)  
{  
    #pragma acc parallel loop  
    for (int i = 0; i < n; ++i) {  
        y[i] += a*x[i];  
    }  
}  
  
...  
  
saxpy(N, 3.0, x, y);  
  
...
```


OpenACC コードのビルド

NVIDIA HPC SDK

- C: `nvc`, C++: `nvc++`, Fortran: `nvfortran`
- `-acc=gpu` : OpenACC を有効にし、NVIDIA GPU 向けにビルド
 - `-acc=multicore` : マルチコア CPU 向けにもビルド可能
- `-Minfo=accel` : どのように並列化されたかに関する、コンパイラ メッセージを表示
- `-gpu=...` : GPU コード生成に関する詳細を指定
 - `-gpu=managed` : CUDA Unified Memory 有効化

```
$ nvc -acc=gpu -gpu=managed -Minfo=accel saxpy.c
```

NVIDIA HPC Compilers User's Guide

<https://docs.nvidia.com/hpc-sdk/compilers/hpc-compilers-user-guide/index.html>



CUDA

SAXPY ($Y = A * X + Y$)

CUDA

```
void saxpy(int n, float a,
          float *x, float *y)
{
    for (int i = 0; i < n; ++i)
        y[i] += a*x[i];
}

...
saxpy(N, 3.0, x, y);
...
```

CPU

```
__global__ void saxpy(int n, float a,
                     float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}

...


size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
...
```

CUDA

GPU 実行の基本的な流れ

- GPU は CPU からの制御で動作
- 入力データ : CPU から GPU に転送 (H2D)
- GPU カーネル : CPU から投入
- 出力データ : GPU から CPU に転送 (D2H)



SAXPY

CUDA

- GPU メモリ確保
- 入力データ転送
- カーネル起動
- 同期
- 出力データ転送

```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


SAXPY

CUDA

- GPU メモリ確保
- **入力データ転送**
- カーネル起動
- 同期
- 出力データ転送

```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


SAXPY

CUDA

- GPU メモリ確保
- 入力データ転送
- **カーネル起動**
- 同期
- 出力データ転送

```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}

...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


SAXPY

CUDA

- GPU メモリ確保
- 入力データ転送
- カーネル起動
- **同期**
- 出力データ転送

```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


SAXPY

CUDA

- GPU メモリ確保
- 入力データ転送
- カーネル起動
- 同期
- **出力データ転送**

```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...


size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


GPU カーネル

- 1 つの GPU スレッドの処理内容を記述
- 1 つの GPU スレッドが、1 つの配列要素の処理を担当
 - threadIdx.x : Thread ID within the block
 - blockDim.x : Dimensions of the block
 - blockIdx.x : Block index within the grid

blockDim.x = 8 (8 threads/block) の例



```
__global__ void saxpy(int n, float a,
                      float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...


size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```

Global thread ID

Global Thread ID

- Which thread will operate on the red element?



```
int i = threadIdx.x + blockIdx.x * blockDim.x;  
      = 6 + 1 * 8;  
      = 14;
```


Execution Configuration

- <<< number_of_blocks, block_size >>>
- Block_size should be multiple of 32
- For block_size good numbers to start with would be 128 or 256

```
__global__ void saxpy(int n, float a,
                    float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}

...

size = N * sizeof(float);
x = (float *) malloc(size);
y = (float *) malloc(size);
cudaMalloc(&d_x, size);
cudaMalloc(&d_y, size);
...

cudaMemcpy(d_x, x, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_y, y, size, cudaMemcpyHostToDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, d_x, d_y);
cudaDeviceSynchronize();
cudaMemcpy(y, d_y, size, cudaMemcpyDeviceToHost);
```


CUDA Unified Memory

- A single pointer value enables CPUs and GPUs to access a single Unified Memory pool
- GPU programs may access Unified Memory from GPU and CPU threads concurrently without needing to create separate allocations (`cudaMalloc()`) and copy memory manually back and forth (`cudaMemcpy()`)
- CUDA APIs to allocate Unified Memory (`cudaMallocManaged()`)

```
__global__ void saxpy(int n, float a,
                    float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...

size = N * sizeof(float);

cudaMallocManaged(&x, size);
cudaMallocManaged(&y, size);
...

saxpy<<< N/128, 128 >>>(N, 3.0, x, y);
cudaDeviceSynchronize();
```


CUDA Unified Memory

Prefetch

- CUDA Unified Memory may not always have all the information necessary to make the best performance decisions related to unified memory
- The `cudaMemPrefetchAsync` API is an asynchronous API that may migrate data to reside closer to the specified processor

```
__global__ void saxpy(int n, float a,
                    float *x, float *y)
{
    int i = threadIdx.x + blockDim.x * blockIdx;
    if (i < n)
        y[i] += a*x[i];
}
...

size = N * sizeof(float);


cudaMallocManaged(&x, size);
cudaMallocManaged(&y, size);
...

cudaMemPrefetchAsync(x, size, dstDevice);
cudaMemPrefetchAsync(y, size, dstDevice);
saxpy<<< N/128, 128 >>>(N, 3.0, x, y);
cudaDeviceSynchronize();
```


デバイスメモリへのアクセスは、まとめて

性能 Tips

- 32 スレッド (ワープ) のロード/ストアをまとめて、メモリトランザクションを発行
- トランザクション サイズ: 32, 64, or 128 bytes
- トランザクション数は、少ないほどよい
 - 例: 4-byte element access, 128-byte transaction



The background of the slide features a series of overlapping, diagonal, wavy bands in various shades of green, ranging from light lime to dark forest green. The bands create a sense of depth and movement, sloping downwards from left to right. On the far left edge, there is a solid, vertical green bar.

NVIDIA Developer Tools

- Nsight Systems -



NSIGHT SYSTEMS

System profiler




Key Features:

- System-wide application algorithm tuning
- Multi-process tree support
- Locate optimization opportunities
- Visualize millions of events on a very fast GUI timeline
- Or gaps of unused CPU and GPU time
- Balance your workload across multiple CPUs and GPUs
- CPU algorithms, utilization and thread state
- GPU streams, kernels, memory transfers, etc
- Command Line, Standalone, IDE Integration

OS: Linux (x86, Power, Arm SBSA, Tegra), Windows, MacOSX (host)

GPUs: Pascal+

Docs/product: <https://developer.nvidia.com/nsight-systems>



Nsight Systems 101

Quick start

- Nsight Systems CLI によるプロファイリング


```
$ nsys profile [options] <application> [application-arguments]
```

- `-t <parameters>` : トレースする API を指定。デフォルトは、`cuda`, `opengl` `nvtx`, `osrt`
 - `--stats <true|false>` : `true` でプログラム実行時の統計情報を標準出力に表示
 - `-o <filename>` : 出力ファイル名を指定
 - `--force-overwrite <true|false>` : `true` で出力ファイルの上書きを許可。デフォルトは `false`
- など... 詳細は、`nsys --help` or `nsys [specific command] --help` で確認可能
- `<filename>.nsys-rep` が出力される
 - ローカル PC に `<filename>.nsys-rep` を転送し、Nsight Systems UI で可視化

Nsight Systems user guide:

<https://docs.nvidia.com/nsight-systems/UserGuide/index.html>

Nsight Systems 101



GPU カーネル

データ転送

統計データ

	Time	Total Time	Instances	Avg	Med	Min	Max	StdDev	Category	Operation
CUDA API Summary	99.8%	74.683 ms	10	7.468 ms	7.469 ms	7.468 ms	7.469 ms	403 ns	CUDA_KERNEL	pair_gpu_184(const double *, const
CUDA API Trace	0.2%	127.008 μs	4	31.752 μs	41.664 μs	1.920 μs	41.760 μs	19.888 μs	MEMORY_OPER	[CUDA memcpy Host-to-Device]
CUDA GPU Kernel Summary	0.0%	2.528 μs	1	2.528 μs	2.528 μs	2.528 μs	2.528 μs	0 ns	MEMORY_OPER	[CUDA memcpy Device-to-Host]
CUDA GPU Kernel/Grid/Block Summary										
CUDA GPU MemOps Summary (by Size)										
CUDA GPU MemOps Summary (by Type)										
CUDA GPU Summary (Kernels/MemOps)										
CUDA GPU Trace										
CUDA Kernel Launch & Exec Time Summary										
CUDA Kernel Launch & Exec Time Trace										
CUDA Summary (API/Kernels/MemOps)										
DX11 PIX Range Summary										
DX12 GPU Command List PIX Ranges										
DX12 PIX Range Summary										
CLI command::										
nsys stats -r cuda_gpu_sum "/Users/naruhikot/Desktop/report.sqlite"										

Nsight Systems のローカル端末 へのインストール


Win/Mac/Linux 用を提供

NVIDIA Nsight Systems

NVIDIA Nsight™ Systems is a system-wide performance analysis tool designed to visualize an application's algorithms, identify the largest opportunities to optimize, and tune to scale efficiently across any quantity or size of CPUs and GPUs, from large servers to our smallest system on a chip (SoC).

Get started

Nsight Systems 2024.1 is available now.



Download NVIDIA Nsight Systems

Nsight Systems 2024.1 is Available Now

Review the supported platforms for NVIDIA Nsight™ Systems to choose the correct version for your host and profiling target.

If profiling from the CLI, pick your platform based on where the CLI will be run. If using the GUI (Full Version) to view reports, do profiling, or do remote profiling, pick your platform based on the host PC architecture where the GUI will be run.

Also review the system requirements before downloading.

Desktop, workstation, and server platforms:

Download for Windows on x86_64

Download for Linux on x86_64

Download for Linux on Power9

Download for Linux on Arm Servers and NVIDIA Grace

Download for macOS

Download

Latest version

Supported Platforms

System Requirements

Release Notes

Feature Table

Archives

Resources

Documentation

Self-Paced Training

Tutorial Sessions

Video Series

Support

<https://developer.nvidia.com/nsight-systems>

Nsight Systems 101

Quick start

- コマンドラインと標準出力で完結する、簡易的なプロファイリングも可能

```
$ nsys profile --stats=true -o <filename> <application> [application-arguments]
$ nsys stats --report cuda_gpu_sum <filename>.sqlite
```

- `--stats=true` を付加することで、統計情報が含まれた `<filename>.sqlite` が出力される
- `nsys stats` コマンドで `<filename>.sqlite` を後処理

```
Processing [report1.sqlite] with [/opt/nvidia/hpc_sdk/Linux_x86_64/23.7/profilers/Nsight_Systems/host-linux-x64/reports/cuda_gpu_sum.py]...
```

```
** CUDA GPU Summary (Kernels/MemOps) (cuda_gpu_sum):
```

Time (%)	Total Time (ns)	Instances	Avg (ns)	Med (ns)	Min (ns)	Max (ns)	StdDev (ns)	Category	Operation
35.0	1,536	1	1,536.0	1,536.0	1,536	1,536	0.0	CUDA_KERNEL	saxpy_4_gpu
32.8	1,439	2	719.5	719.5	575	864	204.4	MEMORY_OPER	[CUDA memcpy HtoD]
32.1	1,408	1	1,408.0	1,408.0	1,408	1,408	0.0	MEMORY_OPER	[CUDA memcpy DtoH]

Nsight Systems user guide:

<https://docs.nvidia.com/nsight-systems/UserGuide/index.html>

